1. Einstein relation in compound semiconductors and their nanostructure
Author: / Kamakhya Prasad Ghatak, Sitangshu Bhattacharya, Debashis De
Library: Central Library and Document Center of Shahid Chamran University (Khuzestan)
Subject: Compound semiconductors.,Nanostructured materials.
Classification :
TK
,
7871
.
99
,.
C65
,
G43
,
2009eb
![](/design/images/bookmore.png)
![](/design/images/visualshelfbtn.png)
2. Einstein relation in compound semiconductors and their nanostructures
Author: / by Kamakhya Prasad Ghatak, Sitangshu Bhattacharya, Debashis De.,گهاتاک,Ghatak
Library: National Library and Archives of Islamic Republic of Iran (Tehran)
Subject: نیمه هادیهای مرکب,مواد نانوساختار
Classification :
TK
۷۸۷۱
/
۹۹
/
ن
۸۷
گ
۹ ۱۳۸۸
![](/design/images/bookmore.png)
3. Hierarchical modeling for VLSI circuit testing
Author: Bhattacharya, Debashis
Library: Central Library and Information Center of Ferdowsi University of Mashhad (Khorasan Razavi)
Subject: Very large scale integration - Testing ، Integrated circuits,Very large scale integration - Computer simulation ، Integrated circuits
Classification :
TK
7874
.
B484
1990
![](/design/images/bookmore.png)
![](/design/images/visualshelfbtn.png)
4. Hierarchical modeling for VLSI circuit testing
Author: Bhattacharya, Debashis
Library: Central Library of Sharif University of Technology (Tehran)
Subject: ، Integrated circuits-- Very large scale integration-- Testing,، Integrated circuits-- Very large scale integration-- Computer simulation
Classification :
TK
7874
.
B484
1990
![](/design/images/bookmore.png)
![](/design/images/visualshelfbtn.png)
5. Hierarchical modeling for VLSI circuit testing
Author: Bhattacharya, Debashis, 1691-
Library: Library of Niroo Research Institue (Tehran)
Subject: ، Integrated circuits- Very large scale integration- Testing,، Integrated circuits- Very large scale integration- Computer simulation
![](/design/images/bookmore.png)
6. Hierarchical modeling for VLSI circuit testing
Author: / by Debashis Bhattacharya, John P. Hayes,Bhattacharya
Library: Central Library and Documents Center of Tehran University (Tehran)
Subject: Integrated Circuits -- Vey large scale integration -- Testing,Integrated Circuits -- Vey large scale integation -- Computer simulation
Classification :
TK
7874
.
B484
1990
![](/design/images/bookmore.png)
![](/design/images/visualshelfbtn.png)